

SoC Verification and the Synthesizable VerificationOS DVCon 2021 Workshop



IRTUAL | MARCH 1-4, 2021

Synthesizable VerificationOS DVCon21 Workshop

High attendance workshop from DVCon, February 2021
 SoC Verification and the Synthesizable VerificationOS

https://brekersystems.com/soc-verification-and-thesynthesizable-verificationos-workshop/

- Presenters
 - Introduction & Problem Discussion
 Mike Chin, Principal Engineer, Intel
 - Technology Overview & Practical Use Models
 Adnan Hamid, CTO, Breker Verification systems

Only Overview provided here (in 15 mins)





Evolving SoC Verification



- Functional verification often focused at the IP level
- SoC: interconnected, well-defined IP blocks
 - $\circ~$ Could be re-verified using real data and software
 - Evolved from "ASIC on board" approach

However...

- Modern SoC complexity requires more verification
 - Infrastructure complexity: interconnect, coherency, security, etc.
 - $\circ~$ Functionality across multiple blocks & SW
 - Concurrent profiling using same resources
 - Parallel firmware development
- SoC improvements could also drive other process phases
- SoC Verification requires a new look





Introduction by Mike Chin, Principal Engineer, Intel



Summarizing Mike's SoC Verification Issues

- Driving factor: Shifting test content from IP through SoC to Post-Silicon
- Industry Challenges
 - Time-to-market and the resulting competitive edge
 - High quality equating to validation completeness
 - TTM plus quality equals leadership
- Specific verification challenges
 - \circ $\,$ Scaling from IP verification through SoC $\,$
 - Scaling across verification platforms and OSs, including bare metal
 - High-coverage IP validation on its own and part of an SoC, post silicon validation
 - Talking the same language especially with third party companies
 - Simplifying problems such as power management
- Synthesizable VerificationOS





Synthesizable VerificationOS

© Breker Verification Systems, Inc. All rights reserved.

Analogies Across Software and Verification Environments





Software Development





SW Development

Synthesizable VerificationOS[™] Overview



Verification-specific, lightweight OS kernel integrated with test content

- Necessary verification services
- Scheduling tests and resources
- Test synchronization & data execution management
- Multi-lingual/methodology support



Virtualized OS Services



- Portable Messages
- Portable Registers
- Portable Memory Scheduler
- Portable Task Scheduler
- Portable Transactions
- Portable Interrupt Management



PSS Memory Allocation & Consistency





© Breker Verification Systems, Inc. All rights reserved.

© Breker Verification Systems, Inc. All rights reserved.

Portable Registers in Native C++

Ipxact register definitions

<pre><spirit:register> <spirit:name> <spirit:addressoffse <spirit:size=""> <spirit:access> <spirit:description> <spirit:reset> <spirit:value> </spirit:value></spirit:reset> <th>UART_LCR et> 0x00000003 8 read-write Line Control Register 0x03</th><th></th></spirit:description></spirit:access></spirit:addressoffse></spirit:name> </spirit:register></pre>	UART_LCR et> 0x00000003 8 read-write Line Control Register 0x03	
<pre><spirit:field> <spirit:name> <spirit:bitoffset> <spirit:bitwidth> <spirit:access> <spirit:descriptic <spirit:v<="" pre=""></spirit:descriptic></spirit:access></spirit:bitwidth></spirit:bitoffset></spirit:name></spirit:field></pre>	CHAR_SIZE 0 2 read-write on> Number of bits in each char alues>	

// Modeled after UVM registers blk->regA.fieldF.set(3); blk->regA.write();

Portable register definitions

generat

class reg_ALL_REGISTERS_MMAP__UART_LCR : public reg { public: reg_ALL_REGISTERS_MMAP__UART_LCR(const scope& s) : reg(this,8) {}; reg_field CHAR_SIZE { "CHAR_SIZE", 2, 0, "RW", 0, 0, 1, 0, 1 }; reg field STOP_BITS { "STOP_BITS", 1, 2, "RW", 0, 0, 1, 0, 1 }; reg_field PARITY_ENABLE { "PARITY_ENABLE", 1, 3, "RW", 0, 0, 1, 0, 1 }; reg_field PARITY_EVEN { "PARITY_EVEN", 1, 4, "RW", 0, 0, 1, 0, 1 }; reg field PARITY_STICK { "PARITY_STICK", 1, 5, "RW", 0, 0, 1, 0, 1 }; reg field BREAK CONTROL { "BREAK CONTROL", 1, 6, "RW", 0, 0, 1, 0, 1 }; reg_field DIVISOR_ACCESS { "DIVISOR_ACCESS", 1, 7, "RW", 0, 0, 1, 0, 1 }; }; class ALL_REGISTERS_MMAP_reg_block : public reg_block { public: ALL REGISTERS MMAP reg block(...) { ALL_REGISTERS_MMAP.add_reg (_UART_LCR, 0x00000003); };



Task & Resource Scheduling







Execution Management



- Multi-threaded test execution
- SW test to I/O transactions synchronization
- Scenario-aware debug
- Coverage driven
- Trickboxing / memory access



Synthesizable VerificationOS for SoC Integration Validation



SoC and headless sub-system automated, high-coverage integration verification

- Enable reuse, including pre-packaged configurable scenario "apps", porting from UVM and to Post Silicon
- Efficient, high-throughput SoC automated verification for emulation performance, optimized test services
- High coverage, corner-case scenario testing, with SoC specialized debug and profiling



Firmware Verification



- The VerificationOS provides lightweight firmware execution services
- The VerificationOS allows firmware to execute on subsystems and blocks with or without the processor
- Firmware and the testbench may be combined for a full SoC test on any platform



UVM++ Putting the UVM Engineer In Charge



Test content sequence synthesizer for existing UVM testbenches

- Enables UVM reuse to emulation and prototyping
 - Layer between portable sequences and standard UVM
- Pre-execution coverage selection and closure
- High-throughput use model, built on UVM
 - Random emulation without simulator for accelerated test



UVM IP Testbench Mechanics





© Breker Verification Systems, Inc. All rights reserved.

ICE / FPGA Prototype / Post-Silicon Diagnostics









- Evolving SoC verification
- Evolving SoC verification requirements
 Mike Chin, Principal Software Engineer, Intel
- Driving practical SoC verification
 Adnan Hamid, CTO, Breker Verification Systems
- SoC verification requirements and the Synthesizable VerificationOS



https://brekersystems.com/soc-verification-and-the-synthesizable-verificationos-workshop/

Thanks for Listening! For further info: info@brekersystems.com

www.brekersystems.com