DESIGN AND VERIFICATION™ CONFERENCE AND EXHIBITION LROP OCTOBER 26-27, 2021 Detection of glitch-prone clock and reset propagation with automated formal analysis Kaushal Shah (Siemens EDA) Sulabh Kumar Khare (Siemens EDA)



#### **RTL CDC Verification Is Not Enough**











# Understanding Structural Glitches

- Static-0 glitch
  - Signal static at 0, rises for glitch
  - Two parallel paths; one inverted
  - Reconvergence at AND gate
- Static-1 glitch
  - Signal static at 1, rises for glitch
  - Two parallel paths; one inverted
  - Reconvergence at OR gate
- Dynamic glitch
  - Signal changes to 0 or 1 after glitch
  - Three parallel paths
  - Contains static glitch

Any combinational logic that can be reduced to any one of the above can cause glitch







(X+~X)X or X.~X + X





## Glitches Can be Introduced on CDC Paths That Were Safe at RTL



Synthesis can break corrective circuitry or add surprise paths

- MUX used at RTL for CDC crossing
- Synthesis tool may implement combinational logic which produces glitch
  - X+~X or X.~X
- Potential chip failure issue if glitch is caught by the receiving flip-flop!





## Glitches on Clock and Reset Paths



- Problematic for both synchronous and asynchronous paths
- Glitches will cause unexpected resets or unexpected clock edges





### Glitches on Clock and Reset Paths



- Problematic for both synchronous and asynchronous paths
- Glitches will cause unexpected resets or unexpected clock edges





# Glitch Detection Challenges

- Gate-level simulation
  - Simulation is not exhaustive and time consuming
  - Glitch detection is difficult
- Assertions to identify glitch
  - Glitches may occur where assertions are not
- Static checks at the netlist level
  - Detection is noisy
  - Manual review is error-prone and time-consuming





#### Questa Gate-level CDC : Overview



## Clock Glitch Results

- Design A (10M gates)
- Design B (2M gates)

Design name	Number of clock domains	Number of glitch signals	Number of clock paths impacted
Design A	107	68	8437
Design B	22	3	1







#### Reset Glitch Results

- Design A (10M gates)
- Design B (2M gates)

Design name	Number of reset domains	Number of glitch signals	Number of reset paths impacted
Design A	33	2	714
Design B	43	6	4







## Improved Glitch Debug TAT

- Reports glitch source, converge point, destination
- Reports paths with possible glitch
  - Could not prove with formal

```
Section 5 : Reset Glitch Information
Glitch Signals : 3 (Impacts 2 Reset paths)
 5.1. Proven Glitch Signals (Static) : 3 (Impacts 2 Reset paths)
 5.2. Proven Glitch Signals (Dynamic) : 0 (Impacts 0 Reset paths)
 5.3. Possible Glitch Signals : 0 (Impacts 0 Reset paths)
5.1. Proven Glitch Signals (Static) : 3
1 Glitch signal : a (clk c)
     Converging point : comb3 b
       Receiving nodes : ud 3.0 (clk_a) (Static-0)
   Glitch signal : b (clk c)
2
     Converging point : comb3 b
       Receiving nodes : ud 3.0 (clk a) (Static-0)
   Glitch signal : s (clk c)
     Converging point : comb1
       Receiving nodes : ud 1.0 (clk a) (Static-1)
```





# Improved Glitch Debug TAT

- Reports glitch source, converge point, destination
- Reports paths with possible glitch
  - Could not prove with formal
- Reports glitch propagation conditions
  - Proven with formal analysis

```
Section 6 : Reset Glitch Propagation Conditions
       _____
6.1. Proven Glitch Signals (Static) : 3
   Glitch signal : a (clk c)
   Receiving node : ud 3.Q (clk a) (Impacts 1 nodes)
   Glitch propagation condition : <Value>
                                          <Signal>
   Glitch signal
                   : b (clk c)
2
   Receiving node
                   : ud 3.Q (clk a) (Impacts 1 nodes)
   Glitch propagation condition : <Value> <Signal>
                                          а
   Glitch signal
                   : s (clk c)
3
                   : ud 1.Q (clk a) (Impacts 1 nodes)
   Receiving node
   Glitch propagation condition : <Value>
                                          <Signal>
                                          h
```





# Improved Glitch Debug TAT



Glitch Propagation Conditions





#### Summary

- Glitch methodology identifies clock and reset glitches
- Formal-based glitch analysis improves quality of results (QoR)
  - Reduces violation noise
  - Provides debug triage







# Thank you!

