Formal Verification for SystemC/C++ Designs

DVClub September 2021 Vlada Kalinic, OneSpin: A Siemens Business




Agenda

- Introductions
- Overview of HLS usage, current challenges, opportunities
- OneSpin SystemC DV
 Inspect and Verify Overview
- •Q&A



IC Integrity

Functionally Correct, Safe, Secure, and Trusted SoCs/ASICs/FPGAs



OneSpin: A Siemens Business provides certified IC Integrity Verification Solutions to develop functionally correct, safe, secure, and trusted integrated circuits.

Leading-Edge Formal Technology

Targeting Critical Hardware Verification Challenges

Functional Correctness

Rigorous coverage-driven functional verification from block to chip, leveraging formal technology



Design Exploration Protocol Violations Integrate Formal/Sim Coverage End-to-End User Assertions HLS/SystemC Verification Synthesis/P&R Errors



Safety analysis and higher diagnostic coverage to meet strict certification requirements



FMEDA of Complex SoCs Failure Mode Distribution Avoid Excessive Fault Simulations Measure Diagnostic Coverage ISO 26262 Compliance Tool Qualification

Trust and Security

Automated detection of RTL Trojans and hardware vulnerabilities to adversary attacks



Denial of Service Data Leakage Privileges Escalation Data Integrity/Confidentiality Hardware Backdoors Hardware Trojans

OneSpin 360® Formal Platform

Heterogeneous Computing



Thorough verification of complex SoC platforms used for 5G wireless, IoT, and AI applications

Automotive and Industrial



Systematic bug elimination and metrics on proper handling of random errors in the field

RISC-V



Efficient and complete verification, including custom extensions. Compliance to ISA.

OneSpin Solutions and Services




SystemC with HLS Typical Issues

Imposing Hardware Constraints on C++

Using SystemC for HLS Modeling creates new problems and opportunities

- Algorithm implementation issues in SystemC
- SystemC language related code problems
- Functional Consistency Checking of SystemC vs. RTL



The Standards Do Not Help

C++ not built for hardware descriptions

IEEE 1666 SystemC Standard

- 25+ occurrences of "unspecified"
- 50+ occurrences of "undefined"
- 150+ occurrences of "implementation defined"

Accellera Synthesizable Subset


 ~20 occurrences of "undefined", "unspecified", "implementation defined"

IEEE STANDARDS ASSOCIATION
IEEE Standard for Standard SystemC [®] Language Reference Manual
IEEE Computer Society
Spensored by the Design Automation Standards Committee
100 IEEE Std 1666**-2011



OneSpin: Advanced Verification for HLS

Current HLS Flow



Challenges

- Limited useful feedback from HLS for coding style
- Certain coding mistakes can cause simulation mismatches that are extremely difficult to debug

- Optimization loop is long and somewhat ad-hoc
- Garbage in, garbage out

OneSpin: Advanced Verification for HLS

Opportunities to improve design flow

Current HLS Flow

Clearer messages & direction to improve Algorithmic Algorithmic Modeling Modeling code Optimize Debug & Optimize Faster runtime and iteration loop Adding HLS HLS Formal checking – not simple linting OneSpin Coding Coding Better SystemC verification Š OneSpin 360 **High Level** Formal Debug **DV** Verification **Synthesis Autochecks** Automated Apps RTL **High Level** SVA / Assertions Verification **Synthesis** RTL Verification

Improved HLS Flow

Deploying the OneSpin Products

DV-Inspect & DV-Verify for SystemC & RTL

Automatic Formal Analysis

DV-Inspect

Structural Analysis Linting

- Initialization & Reset
- **Overflow and Array OOB**
- Activation & Reachability

Arithmetic Precision

Race Conditions

Tool Guided Verification

DV-Verify Apps

- Design Exploration
- UMR & X-Propagation
- Protocol Verification IP
- Scoreboard

UMR = Uninitialized Memory Read

Assertion Based Verification

DV-Verify Formal ABV

SIEM

- SV-Assertions, C-Assert
- Cover Points
- Observation Coverage


Easy Adoption & Increasing Value

OneSpin 360 DV High-Level Verification

Design Verification Solution for C++/SystemC HLS Code

Values

- Eliminate design bugs before HLS synthesis
- Start verification much earlier in the process
- Reduce simulation effort in SystemC and RTL
- Optimize HLS input code before synthesis



SystemC Inspect Automated Checks

Tab	Autocheck	SystemC	Explanation
Init	init	Х	Initialization checks are created for each non-redundant state signal and primary output of the current unit. An initialization check tests whether the corresponding signal is set to a uniquely determined value when applying the reset sequence of the unit.
ModelBuilding	<u>array_index</u>	х	An array index violation occurs if an array is accessed using an index which exceeds the array bounds. Array index checks check for static and dynamic violations in all array accesses occurring in the HDL source code.
ModelBuilding	<u>div zero</u>	X	Division-By-Zero checks are generated for all arithmetic divisions occurring in Verilog. SystemC and VHDL source code, checking whether or not the divisor is always different from zero. These checks are also generated in Verilog and SystemC for modulo operations with a zero base and for pow operations on zero with a negative exponent.
ModelBuilding	<u>no_return</u>	х	Function-Without-Return checks test whether each possible control path through a function ends with a return statement.
General	shift negative	2020.1	Checks whether a shift with a negative direction occurs. Cannot occur in SystemVerilog, since there shift counts are always treated as unsigned integers.
ModelBuilding	<u>signal_domain</u>	х	Signal domain checks investigate whether state bits of the unit can take a value other than zero or one, e.g. 'X' or 'Z'.
ModelBuilding	write write	Х	In Verilog and SystemC designs, it is possible that write-write races occur among different processes. In VHDL, a write-write race check is generated if a racing condition for a shared variable may occur.
ModelBuilding	read_write	2020.1	In Verilog and SystemC designs, it is possible that read-write races occur among different processes if blocking assignments are used. In VHDL, a read-write race check is generated if a racing condition for a shared variable may occur.

Tab	Autocheck	SystemC	Explanation
General	fixed_overflow	х	Checks for overflows in fixed_float implementations in VHDL and SystemC.
General	<u>Integer</u>	х	Integer checks are created for each signed or unsigned integer signal of the current unit. An integer check tests whether there are redundant bits in the signal.
General	<u>shift</u>	2020.1	A signal can be accidentally set to zero by logically shifting its value too many times in the same direction. For each shift operation occurring in the source code, a shift check is created, checking whether or not such unintended behavior may occur.
General	truncation	х	If the result of an integral operation is used in a context, that does not match the self-determined size or signedness of the operation, then relevant bits may be lost.
Dead Code	<u>dead code</u>	x	A line of code is called dead code if it is not visited in any execution trace. Lines can be unreachable, for example, if the condition of an enclosing control structure never becomes true, thus always preventing it from being executed.
Stick	stick	Х	Stick checks test the unit for constant bits in signals.
Assertion Checks	<u>x checking setup</u> <u>x checking</u>	x	X-Propagation Analysis app provides a robust and effective circuit analysis that highlights all the issues in a design that could lead to X state propagations without reliance on simulation test stimulus.

Design Exploration

Design browser Full debugger

🛜 OneSpin 360 (R) - Database "default" - Design: golden Unit: default

🙆 👳 • 👳 + 🛉 🌰 🐴 🔂 🚭 🥅 🖉 🖷

Module

Process (36)

Block (36)

FIR

Ib blk1 Block (38)

blk2[0] while (48)

blk3 Block (48)

B blk3[1] while (48)

🔺 CC MV 🦢 🖹 🍠 EC

Design View

Path: 44 [top] Design Structure

Instance

- 🗈 [top]

- 🗈 blk1

- 🗈 top

Session Setup File Edit CC/MV EC Tools Window Help

📚 Design Explorer 🛽 📚 Lint Browser 🗉 😨 Auto Checks 🖬 😨 Dead-Code Checks 💷 📚 Assertion

File

fir.h:27-57

fir.cpp:36-97

fir.cpp:36-97

fir.cpp:38-45

fir.cpp:48-96

fir.cpp:48-96

fir.cpp:48-96

🚰 🗋 - 🖩 🗊 📇 X 🖻 🕵 🗙 o o 🖡 Q

- Info

.

	Session Setup F		EC <u>Tools W</u> indo	w Help				- 1	· ×				
		-				e 🗷 o 🖬	Δ΄ Δ΄						
			Auto Checks 🚨 🛛 🕅 Dea										
	Design View								*				
	Ø + • + • *		L 📑 💀 🔊 🗄	The area at	a ite and to	t+ dout_vl d	0		×				
	Path: 44 [top]		Contraction Contraction	Switch bet	ween driver	and load tracin	a		> D				
	Design Structure	•			· 35 void	FIR::top()	.91						
	Instance	Module	File		36 0 = {	Contract The Party							
	- 1 [top] - 1 blk1 - 1 top	FIR Process (36) Block (36)	fir.h:27-57 fir.cpp:36-97 fir.cpp:36-97		38 🔶 39 🍁	<pre>/* Reset */ dout = 0; dout_vl = fals dout_ofl = fal</pre>							
	+ B blk3] while (48)	fir.cpp:38-45 fir.cpp:48-96 fir.cpp:48-96 fir.cpp:48-96	×	41 \$ 42 \$ 43 \$ 44 \$ 45 \$ 46 \$ 47 \$	<pre>dout_ufl = fal wptr = (TAPS); buf_full = fal buf_cnt = (TAP out.write(0); wait();</pre>	<pre>se; //bug1, should be se;</pre>	TAPS-1, creates	- a -				
6994	🖉 ն 👭 A' A'				48	<pre>while(1) { data t del</pre>	av val·						
Resertion Checks					42 4 1	duru r urt	ay vac,						
						e "default" - Design: golden U	nit: default EC <u>Tools W</u> indow <u>H</u>	lala.				- σ	×
					C MV 👝 🗎 🕅		EC Tools Window H		09 50 m	A A'			
				~			Auto Checks		1. Mar (200)	IF AA			
				P P		Cint prowser Carlos	Nuto Checks 🖬 🛞 Dead-Code (Checks 🖬 🔍 Asserbon Ch	ioks 🖬				
Info	Local	Instance Tree			esign View								
Depth of Ins Depth of Sta		0 N/A		Ø	🕽 🔹 • 🔶 • 🛊	會 由 🕀 😚	E 19 Ha						×
Ports	34	N/A		Pa	th: 4 [top].do	put_vl							•
Inputs	16	N/A			esign Structur			 Fanin Net 			Iodule	Hierarchical Name	
Outputs Inouts Assertions States FSMs Clocks	18 0 10 348 1 1	N/A N/A 10 348 1 1		-	lb blk2[Module FIR Process (36) Block (36) Block (38) 0] while (48) Block (48)	File fir.h:27-57 fir.cpp:36-97 fir.cpp:36-97 fir.cpp:38-45 fir.cpp:48-96 fir.cpp:48-96	 dout_vl \$curr buf_ri clk dout_rst 	ent_state\$to; nt III	Primary F Net [St F Net [St F Net [St F Primary F Primary F	FIR FIR FIR FIR FIR	dout_vl \$current_state\$top buf_cnt buf_full clk dout_vl rst	
Resets	1	1				1] while (48)	fir.cpp:48-96	4					

σ×

SoneSpin 360 (R) - Database "default" - Design: golden Unit: default

JEIVIENS

bh

Handling SystemC Initialization

Unpredictable reset states


Automatic variable initialization in SystemC (due to C++ mother language)

 All "sc_" datatypes automatically initialized to default value

However, synthesizable subset standard states:

- Module constructor initializations ignored
- Reason: Reset behavior under user's control

Inevitable Sim/Synth mismatches hard to debug using simulation





Initialization Checks

Session Setup File Edit CC/MV EC Tools Window Help	🛜 OneSpin 360 (R) -	Databas	e "default" - De	sign: golden Unit: default						- 0 ×
Design Explorer Verall Auto-Check Status: mixed Auto-Check Validity: up_to_date Instance Mc Init Model Building General FSM Status Result Check Name Image: Status Image	Session Se	tup	<u>File</u> <u>E</u> dit	<u>CC/MV</u> EC <u>Tool</u>	s Window	Help				
Overall Auto-Check Status: mixed Auto-Check Validity: up_to_date Instance Mc Init Model Building General FSM Stick Imstance Mc Init Check All Imstallized to 1'b0 Imstance Mc Init_check_41 Imstance Mc Init_check_41 Imstance Mc Init_check_41 Imstance Mc Init Imstallized to 1'b0 Imstance Mc Init Imstallized to 1'b0 Imstance Mc Init Imstallized to 1'b0 Imstance Mc Imstance Mc Imstance	🐴 CC MV 📂		EC EC	F 🗅 - 🖬 🗊 🍮	x m m	*		Q Q & 2 0	🛚 👭 A A 🖌 🧳	
Instance Mc Init Model Building General FSM Stick I [top] FIF Name Status Result Check Name buf_cnt buf_full hold initialized to 1'b0 init_check_7 dout_ofi dout_ofi dout_ofi dout_ufi dout_vi hold initialized to 1'b0 init_check_42 init_check_43 init_check_44 initialized to 1'b0 init_check_44 initialized to 1'b0 init_check_44 initialized to 1'b0 init_check_44 init_check_44 initialized to 1'b0 init_check_44	S Design Explore	r 🖸	S Lint Brow	ser 🛛 🕅 Auto Checks 🛛	Dead-Cod	e Checks 🖾	S Ass	ertion Checks 🛛		
Image: bit [top] Fif Name Status Result Check Name buf_cnt buf_full hold initialized to 1'b0 init_check_7 delay_line dout_ofl hold initialized to 1'b0 init_check_41 init_check_42 dout_ufl hold initialized to 1'b0 init_check_43 init_check_44 init	Ø Overal	I Aut	o-Check	Status: mixed Au	to-Check Val	idity: up	_to_da	te		
Name Status Result Check Name ! - ! <any status=""> - ! - > buf_cnt hold initialized to 1'b0 init_check_7 > delay_line fail initialized to 0 init_check_41 dout_ofl hold initialized to 1'b0 init_check_42 dout_ufl hold initialized to 1'b0 init_check_43 dout_vl hold initialized to 1'b0 init_check_44 > out hold initialized to 1'b0 init_check_44 > wptr hold initialized to 1'b0 init_check_44 > wptr hold initialized to 1'b0 init_check_44</any>	Instance		Init	Model Building	General	FSM	St	ck		
 buf_cnt buf_full hold initialized to 1'b0 init_check_7 delay_line dout hold initialized to 0 init_check_41 dout_ofl hold initialized to 1'b0 init_check_42 dout_ufl hold initialized to 1'b0 init_check_43 init_check_44 > out hold initialized to 1'b0 init_check_44 > out hold initialized to 1'b0 init_check_44 > out hold initialized to 1'b0 init_check_44 > out hold 	🗄 [top]	FIF		Nar	ne			Status	Result	Check Name
but_full hold initialized to 1'b0 init_check_7 delay_line fail init_check_41 init_check_41 dout_ofi hold initialized to 0 init_check_42 dout_ufi hold initialized to 1'b0 init_check_42 dout_ufi hold initialized to 1'b0 init_check_43 dout_vl hold initialized to 1'b0 init_check_44 out hold initialized to 1'b0 init_check_44 out hold initialized to 1'b0 init_check_44 vut hold init_check_50 init_check_50 49 check(s) total, 49 check(s) selected by filter init_check_50 init_check_50			1				+ !	<any status=""></any>	- I	•
 delay_line delay_line dout hold initialized to 0 init_check_41 dout_ofl hold initialized to 1'b0 init_check_42 dout_ufl hold initialized to 1'b0 init_check_43 dout_vl hold initialized to 1'b0 init_check_44 out hold initialized to 1'b0 init_check_44 out hold wptr hold 			buf_cr	nt			h	old		
dout dout of hold initialized to 0 init_check_41 dout_of hold initialized to 1'b0 init_check_42 dout_uf dout_vl hold initialized to 1'b0 init_check_43 dout_vl hold initialized to 1'b0 init_check_44 > out hold > wptr hold , 49 check(s) total, 49 check(s) selected by filter									initialized to 1'b0	init_check_7
dout_ofi dout_ufi dout_vl hold h				line			100000	Contraction of the Contraction o		
dout_ufl dout_vl out out wptr 49 check(s) total, 49 check(s) selected by filter				- 4						
dout_vl hold initialized to 1'b0 init_check_44 out hold wptr hold 4 4 4 4 4 4 4 4 4 4 4 4 4										
 out wptr hold hold 4 49 check(s) total, 49 check(s) selected by filter 			_							
 wptr hold 4 49 check(s) total, 49 check(s) selected by filter 				VI					initialized to 1 bo	Init_check_44
4 4 49 check(s) total, 49 check(s) selected by filter										
			mper							
			•							Þ
Show Shell Shell Mode Interrupt 🥒 Help	4	Þ	49 check	k(s) total, 49 chec	k(s) selected	by filter				
									Show Shell Shell Mo	de Interrupt 🥒 Help

Undefined Value Propagation

No X-State in SystemC

Are all registers initialized?


Uninitialized registers sources of X instability
 Other sources of X

- Undefined operations
- Multiple drivers

If Xs occur, will this have a bad effect?

Solutions?

- SystemC Simulator has no notion of undefined values or RTL semantics
- Formal can exhaustively analyze all conditions under which an X can propagate



Manual assertions (if Xs are allowed temporarily)

Undefined Operations

Example Array Out-Of-Bounds Access

- Simulation
 - Array address maybe larger than number of elements but no range checking
 - Undefined behavior with diverse effects
 - C++ checking tools slow and cumbersome
 - Trivial bugs are hard to find and debug

OneSpin 360 DV-Inspect

- ✓ Exhaustive analysis
- ✓ Precise error location
- ✓ Easy debug


```
sc_uint<8> mem[8][16];
:
if(x>=16) { x = 15 };
if(y>=8) { y = 7 };
mem[x][y] = ...;
```

- Simulation does not complain and runs fine!
- DV-Inspect reports range violation error.

```
sc_signal<sc_uint<10> > intArr[10];
    :
int b = (large ? 10 : 5);
for(int i = 0; i <= b; ++i)
        intArr[i].write(0);</pre>
```

- Simulation does not complain but may crash if b = 10!
- DV-Inspect reports range violation error with b = 10 if ,large' is possible.

Array Out of Bounds



SystemC Race Conditions


Simulation vs. Synthesis Mismatch

SystemC simulation is sequential

- Standard forces simulators to execute threads sequentially
- No HDL-style "non-blocking" assignment

Hardware is concurrent


- RTL processes work in parallel
- Synthesis result is parallel
- HLS requires careful management of concurrent access to shared memories



How does the designer guarantee no conflict?

Fixed Point Precision App

Automated redundancy and overflow checks



Check for overflow

- Check all operations for signed/unsigned overflow
- Full automation, no need for stimulus
- Prove absence of overflows
- Show traces of overflow scenarios

Check for redundant bits

- Checks uppermost bits for redundancy
- Automated, no need for stimulus
- Reports fixed point signals with redundant bits

Available for sc_ standard types and HLS

Finding Redundancy and Overflow

sc_(u)int sc_fixed int

cynw_(u)int

Design Explor	er 🔲 🍣 Lint	Browser	Auto Checks		Dead-Code Checks		ertion Checks		
Ø Overa	II Auto-Che	eck Status	: mixed Aut	o-Che	eck Validity:	up_to_da	te		
nstance	Module	Init	Model Buil	dina	General	FSM	Stick		
🗈 [top]	FIR	Name Category				rv		Status	Result
		1	- 17 C 16 C - C 17 C	! <	any>	.,	· ! <a< th=""><th>any status></th><th>* !</th></a<>	any status>	* !
		/src/t	fir.cpp@56:1				hold	,	never overflows
			fir.cpp@56:2				hold		never overflows
			fir.cpp@56:3				hold		never overflows
			fir.cpp@92:1				fail (1)	can overflow
			fir.cpp@92:2				hold		never overflows
			fir.cpp@92:3				hold		never overflows
		/src/f	fir.cpp@92:4	trun	cation		fail (2)	can overflow
		/src/fir.cpp@92:5 truncation					hold		never overflows
		buf_cn	t	integ	ger		hold		no leading redundant bits
		delay_	line		integer		hold		
		dout		int 39			hold		no leading redundant bits
		mac		integ			hold		no leading redundant bits
		out		integ	and the second se		hold		no leading redundant bits
		wptr		integ	ger		fail		found leading redundant bits



Dead Code Analysis

📣 CC MV 🛌	EC	🗃 🗅 •	🗏 🗊 🍐 👗 🖍 🖍 🕷 🗶	^ ^ I Q Q Q 🕅	🗅 👭 A A' 🧳		
S Design Explor	er 🖾 🔷 Lint I	Browser 🖾	🗑 Auto Checks 😆 📓 Dead-Code Chec	ks 🖾 🔷 Assertion Checks 🖾			
Dead-	Code Check	Status:	nixed Dead-Code Check Va	lidity: up to date			
nstance	Module	File	Dead-Code	, <u>-</u>			
🗈 [top]	FIR	fir.h:27-	Source	Check Name *	Status	Result	Bloc
			!	•	! <any status=""></any>	· ! <any resu="" td="" ·<=""><td>1000</td></any>	1000
			- FIR		some fail		
			fir.h:27.11-57.1	dead_code_check_1	hold	reachable (1)	process
			 fir.cpp:36.1-97.1 	dead_code_check_2	hold; contains dead code	reachable (1)	process
			fir.cpp:38.2-45.2	dead_code_check_3	hold	reachable (1)	wait
			- fir.cpp:48.11-96.2	dead_code_check_4	hold; contains dead code	reachable (1)	stateme
			fir.cpp:49.10-74.8	dead_code_check_7	hold; contains dead code	reachable (1)	wait
			fir.cpp:75.10-77.3		hold	reachable (1)	if
			fir.cpp:77.10-80.3	dead_code_check_17	fail	unreachable	else
			fir.cpp:83.3-93.3	dead_code_check_18	hold	reachable (1)	wait
			fir.cpp:95.3	dead_code_check_19	hold	reachable (2)	wait
						₿.	

Toggle Checks

"Stuck at" checks

Easily determines which bits are not used or not tested!

S Design Explor		Browser 🖸 🕅 Auto Che	cks 🖾 🕅 Dead-Code Che		ssertion Checks			
-								
Overa	Il Auto-Che	eck Status: mixed	Auto-Check Validit	y: up_to_d	late			
nstance	Module	🗾 Init 🛛 🖉 Model	Building EGener	al FSM	Stick			
🗈 [top]	FIR	13	Name		Status	Result		Check I
		1		- 1	<any status=""></any>	!	-	
		- blk1.top.blk3.n	ac	h	old	James 1		
		blk1.top.blk3			old	toggles	stick che	ck 302
		blk1.top.blk3			old	toggles	stick che	
		blk1.top.blk3		h	old	toggles	stick che	
		blk1.top.blk3		h	old	toggles	stick che	
		blk1.top.blk3		h	old	toggles	stick che	
		blk1.top.blk3	.mac[5]	h	old	toggles	stick che	ck 307
		blk1.top.blk3	.mad[6]	h	old	toggles	stick_che	ck_308
		blk1.top.blk3	.mac[7]	h	old	toggles	stick_che	ck_309
		blk1.top.blk3	.mac[8]	h	old	toggles	stick_che	ck_310
		blk1.top.blk3	.mac[9]	h	old	toggles	stick_che	eck_311
		blk1.top.blk3	.mac[10]	h	old	toggles	stick_che	ck_312
		blk1.top.blk3	.mad[11]	h	old	toggles	stick che	eck 313


Other Capabilities




SystemC Property Checking Solution

Leveraging SVA on SystemC

- Test specification elements against algorithm
- Consistent SystemVerilog assertions pre- and post-synthesis





Assertion Based Verification

Assertion classification

Туре	assert	assume	cover
Description	Assertion	Constraint	Cover point
Purpose	Monitor DUT behavior	"Monitor" DUT inputs	Collect coverage data
Simulation	Eliminate 'fa	Achieve 'pass' in TBs	
Formal	Ensure absence of 'fail' by proving assertion	Assume absence of 'fail' (never show trace where assume fails)	Automatically find 'pass' or prove absence of 'pass'

Distinction between assert/assume only important for formal Formal typically requires assumes in order to avoid unrealistic fails for asserts




OneSpin with HLS Partnership

Design Verification Solution for HLS tools

- Cooperation with HLS teams
- Support of HLS libraries and coding
- Provides *independent* check on HLS flow

More efficient analysis and debug of C++/SystemC model prior high-level synthesis



Re-Use of assertions and apps on RTL for consistency

Use formal first! Improves verification flow! Gets working RTL faster!

OneSpin SystemC/C++ Solution

Enabling the HLS flow

SystemC/C++ Hardware Verification

- Currently tools do not address verification challenges
- HLS driving need for pre-synthesis verification

Language and Algorithm Verification Needs

- SystemC artifacts cause problems downstream
- Algorithm verification can be accelerated with automation

OneSpin: Unique SystemC Formal Solution

- Automation to significantly improve SystemC testing
- · SystemVerilog assertions for flow continuity

For more information please visit

www.onespin.com



Thank you!