

# Formal Fault Injection for Functional Safety

Mark Handover


*European Application Engineer Digital Design & Verification Solutions* 

November 2016



# Fault Injection – an ISO26262 Recommended Verification Method

- Functional Safety
  - Absence of unreasonable risk due to *hazards* caused by malfunction of Electrical/Electronic systems



- Fault tolerance the objective of the ISO26262 standard — Recovery or fail-safe – Safety Mechanism
- ISO26262 standard provides specific regulations and recommendations for automotive systems.
  - Fault Injection: is a method for hardware and software integration testing



# Random Faults and Safety Mechanism (SM)

- Random Faults
  - Physical defects that can occur in system components during system operation

#### Purpose of Safety Mechanism


- Control random faults
  - Detect all faults
  - Provide a deterministic and correct reaction to faults
- Guarantee safety operation of the system
  - Recover the system, or
  - Go to a safe system state

#### Validation/Verification of Safety Mechanism

- Completeness
  - Check the ability to detect and handle all possible faults
- Correctness
  - Check that the safety mechanism specification/requirements are satisfied
  - For example:
    - Check design behaves as without presence of faults
    - Check design goes to a safe state




# Safety Mechanism: Illustration Using SPI Master Core Example






#### **SPI Master Core: Assume Faults Occurs in Clock Generator**






# SPI Master Core: Faults Could Affect Functional Safety






### **SPI Master Core: Fail-Operational Safety Mechanism Handles Faults**





#### **General Functional Safety Validation Flow**





# **Fault Simulation Regression Results**

#### Regression


- Number of Tests **372** 
  - Fault Models: Stuck-at-1
  - 372 Faults (Cell Outputs)
- Results
  - Non-Propagatable 67%
- Run Time **2H 16min**



🖕 Verificati	ion Management Tracker 🖂 🚽 👘						
₹ Sec#	Testplan Section / Coverage Link	Туре	Goal	Coverage	% of Goal	Status	W
0	🖃 🔆 testplan	Testplan	-	67.29%	67.29%		
1	🛓 🔆 SPI Fault Verification stuck_at	Testplan	100%	67.29%	67.29%		
1.1	🛓 🔆 Fault 1 detected	Testplan	100%	0%	0%		
1.2	🗄 🔆 Fault 2 detected	Testplan	100%	100%	100%		
1.3	🛓 🔆 Fault 3 detected	Testplan	100%	100%	100%		
1.4	🗄 🔆 Fault 4 detected	Testplan	100%	100%	100%		
1.5	🛓 🔆 Fault 5 detected	Testplan	100%	100%	100%		
1.6	🛓 🔆 Fault 6 detected	Testplan	100%	100%	100%		
1.7	🕀 🔆 Fault 7 detected	Testplan	100%	100%	100%		
1.8	🕀 🔆 Fault 8 detected	Testplan	100%	100%	100%		
10		T+	1000/	1000/	1000/		



# **Questa Formal Model for Fault Injection**





#### **Fault Points**

#### All design elements whose faults effect the functional safety

#### RTL


- Input/output ports
- Internal signals
- Registers
- Memories

#### Gate-Level

Cell pinsInternal nets



#### **Generation of Optimized Fault Points**



#### Simple Rules

- 1) Only Fan-in logic of "Safety Mechanism"
- 2) All nodes
  - Exclude silicon-proven Cells/Modules
  - Exclude internal cell nets
  - Exclude not used nets
  - Exclude specific types of cells (Buffers, ...)

Advanced Rules

- 1) Remove equivalent (collapsible) faults
- 2) Remove undetectable faults




#### **Categories for Faults**

- Permanent Faults (Stuck at 0, Stuck at 1)
  - Irreversible component damage
- Transient Faults (a.k.a. soft-errors, SEU and SET)
  - Environmental Conditions
  - Cause Erroneous States in the system
  - Do not cause permanent damage
  - Hardest to detect
- Intermittent Faults
  - Caused by unstable HW
  - Often become permanent faults after a period of time




# **Modelling Faults in Formal**



www.mentor.com




# Size of Fault List: Assume Faults in Clock Generator






### Size of Fault List: Assume Faults in Clock Generator + TMRs



© Mentor Graphics Corp. Company Confidential **www.mentor.com** 




# Size of Fault List: Assume Faults in SPI Top



© Mentor Graphics Corp. Company Confidential www.mentor.com



# **Questa Formal Model for Fault Injection**



© Mentor Graphics Corp. Company Confidential


www.mentor.com



- Fault injected and SM behaves correctly
- Fault injected and SM behaves incorrectly
- C
- Fault injected and detected/observed
- Fault is undetectable




#### **Fault Detected**






#### **Undetected/Masked Fault**





#### **Fault Outside of SM defined Scope**



\* extended with for faulty injection



# **Fault Propagated**

check_fault_propagation_stuck_at_1_1     Msc	19_clk_out - Default :
FI_CONTROL ↓ /zi_sec_wrap ↓ /zi_sec_wrap 1'h1 1'h0 ↓ /zi_sec_wrap/im diff	
♦ SM_Inputs diff /zi_sec_wrap/im diff match	(SM_Inputs)
<ul> <li>✓ /zi_sec_wrap/im match</li> <li>✓ /zi_sec_wrap/im diff</li> <li>✓ /zi_sec_wrap/im match</li> </ul>	
• /zi_sec_wrap/im match         • SM_Outputs         • // xi_sec_wrap/im diff         • diff	(SM_Outputs)



# **SPI Master Core Fault Coverage Results**

e felt View Compile Simulate Add Verification Tracker Tools Layout Bookmarks Window Help A - A - A - A - A - A - A - A - A - A -							-		
Image:	0	Questa Sin	n-64 QA Baseli	ne Assertion	10.5 Beta	- 2932224 (C	overage Vi	ew)	
Precision 2       Image: Section 100 € Image: Sectio	<u>F</u> ile <u>E</u> dit <u>\</u>	View Compile Simulate Add Verification Tracker	T <u>o</u> ols Layo <u>u</u> t E	Boo <u>k</u> marks <u>W</u> in	ndow <u>H</u> elp				
Image: Server Testplan   Image: Server	🖹 - 🚅 (	📓 🤣 🍈   🥇 🐚 鶅 🖄 🖄   🖉 - 🖊 🖺   Hels	p 🎆	Layout VM	gmt	Colu	mnLayout Tes	tplan	
Image: Image	Precision	2							
Image: Image	1			۵ 🖄 🖄		* 科 🕇 🗉	🛨 - 🔉 🏦		
Lit T Threshold 100 \$ 1. < ? X >   Verification Management Tracker :     Sec#   Testplan   *   Sec#   Testplan   *   SPI Simulation Fault Verification stuck_at_0   Testplan   *   *   SPI Simulation Fault Verification stuck_at_1   Testplan   *   *   SPI Simulation Fault Verification stuck_at_1   Testplan   100%   2   *   SPI Simulation Fault Verification stuck_at_1   Testplan   100%   21.05%   *   SPI Simulation Fault Verification seu   Testplan   100%   21.05%   *   SPI Simulation Fault Verification seu   Testplan   100%   21.05%   *    *    *	<b>G</b> n (12 - 1	🕈 🦛 🖦 i 🎬 100 🖨 El Eừ El 🕅 🏨 i 💥	🐑 🕡 🖑	1					
Verification Management Tracker:       ####################################				0.0.0.3	· ·				
Sec#       Testplan Section / Coverage Link       Type       Goal       Coverage       % of Goal       Status       Weight       Link Status         0									
0 chartestplan Testplan - 50.87% 50.87% 1 Clean 1 chart SPI Simulation Fault Verification stuck at 0 2 chart SPI Simulation Fault Verification stuck at 1 3 chart SPI Simulation Fault Verification seu Testplan 100% 89.47% 89.47% 89.47% 1 Clean 1 clean			Turne	Cool	Coverage	W. of Cool	Ctatus	Waight	Link Ch
1       a ≤ SPI Simulation Fault Verification stuck_at_0       Testplan       100%       42.1%       42.1%       1       Clean         2       a ≤ SPI Simulation Fault Verification stuck_at_1       Testplan       100%       89.47%       89.47%       1       Clean         3       a ≤ SPI Simulation Fault Verification seu       Testplan       100%       21.05%       1       Clean         Questa Sim-64 QA Baseline Assertion: 10.5 Beta - 2932224 (Coverage View)         e Edit View Compile Simulate Add Verification Tracker Tools Layout Bookmarks Window Help         a < a < a < a < a < a < a < a < a < a <				Goal					
2       A SPI Simulation Fault Verification stuck_at_1       Testplan       100%       89.47%       89.47%       1       Clean         3       A SPI Simulation Fault Verification seu       Testplan       100%       21.05%       21.05%       1       Clean         Questa Sim-64 QA Baseline Assertion: 10.5 Beta - 2932224 (Coverage View)         e Edit View Compile Simulate Add Verification Tracker Tools Layout Bookmarks Window Help         A P A R R R R R R R R R R R R R R R R R	-								
3       → SPI Simulation Fault Verification seu       Testplan       100%       21.05%       1       Clean         Questa Sim-64 QA Baseline Assertion: 10.5 Beta - 2932224 (Coverage View)         e Edit View Compile Simulate Add Verification Tracker Tools Layout Bookmarks Window Help         Image: Precision 2       I	_								
Questa Sim-64 QA Baseline Assertion: 10.5 Beta - 2932224 (Coverage View)         e Edit View Compile Simulate Add Verification Tracker Tools Layout Bookmarks Window Help         • • • • • • • • • • • • • • • • • • •									
e Edit View Compile Simulate Add Verification Tracker Tools Layout Bookmarks Window Help →   →   →   →   →  →  →  →  →  →  →  →	3	🗄 🔆 SPI Simulation Fault Verification seu	Testplan	100%	21.05	% 21.05	%		1 Clean
Image: Section / Coverage Link   Verification Management Tracker:     Verification Journal Fault Verification stuck_at_0     Testplan   1   1   2   2   2   2   3   4   2   4   5   5   5   5   5   2   4   5   5   5   4   5 </td <td>2</td> <td>Questa Sin</td> <td></td> <td></td> <td></td> <td>2022224/0</td> <td></td> <td></td> <td></td>	2	Questa Sin				2022224/0			
Precision 2 Precision 2 Preci	~	Questa Sin	n-64 QA Baseli	ne Assertion	1: 10.5 Beta	- 2932224 (C	overage vi	ew)	
Image: Sec # Testplan Image: Sec formal Fault Verification stuck_at_0   100 Image: Sec formal Fault Verification stuck_at_1 Testplan						- 2932224 (C	overage vi	ew)	
Portication Management Tracker:     Sec# Testplan Section / Coverage Link     Type     Goal Coverage     % of Goal Status     Weight Link Statu     Type     Goal Coverage     % of Goal Status     Weight Link Statu     Testplan     Setplan     Testplan     Setplan     Testplan     Setplan     Setplan     Testplan     Setplan     Setplan     Testplan     Setplan     Se	<u>File E</u> dit <u>\</u>	view Compile Simulate Add Verification Tracker	T <u>o</u> ols Layo <u>u</u> t E	Boo <u>k</u> marks <u>W</u> in	ndow <u>H</u> elp	- In			
Link Status       100 Image and the second sec	Eile Edit V	View Compile Simulate Add Verification Tracker	T <u>o</u> ols Layo <u>u</u> t E	Boo <u>k</u> marks <u>W</u> in	ndow <u>H</u> elp	- In			
Verification Management Tracker :         Sec#       Testplan Section / Coverage Link       Type       Goal       Coverage       % of Goal       Status       Weight       Link Statu         0       Image: Addition of the state of th	Eile Edit V	View Compile Simulate Add Verification Tracker	T <u>o</u> ols Layo <u>u</u> t E	Boo <u>k</u> marks <u>W</u> in	ndow <u>H</u> elp gmt	Colu	mnLayout Tes		
Sec#Testplan Section / Coverage LinkTypeGoalCoverage% of GoalStatusWeightLink Statu0Image: A statusImage: A status1Image: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A status2Image: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A status2Image: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A status2Image: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A status2Image: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A status2Image: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A status2Image: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A status2Image: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A status3Image: A statusImage: A statusImage: A statusImage: A statusImage: A statusImage: A status	Eile Edit Y	View Compile Simulate Add Verification Tracker	T <u>o</u> ols Layo <u>u</u> t E	Bookmarks Win	ndow <u>H</u> elp gmt	Colu	mnLayout Tes		
0       □☆ testplan       Testplan       -       100%       100%       1       Clean         1       □☆ SPI Formal Fault Verification stuck_at_0       Testplan       100%       100%       1       Clean         2       □☆ SPI Formal Fault Verification stuck_at_1       Testplan       100%       100%       1       Clean	Eile Edit V E - 2 ( Precision ( C - 1 E - 1	<u>v</u> iew <u>Compile</u> <u>Simulate</u> <u>Add</u> <u>Verification Tracker</u> <b>v</b> ◆ ▲   × <b>v</b> ← ▲ ←   Help 2 • • • • • • • • • • • • • • • • • • •	T <u>o</u> ols Layo <u>u</u> t E	Bookmarks Win	ndow <u>H</u> elp gmt	Colu	mnLayout Tes		
1       1	Eile Edit V E - 2010 V Precision ( Precision + 1 Precision + 1	Ziew Compile Simulate Add Verification Tracker         Image: Simulate Add Verification Tracker	T <u>o</u> ols Layo <u>u</u> t E	Bookmarks Win	ndow <u>H</u> elp gmt	Colur	mnLayout Tes		
1       1	Eile Edit V E - 2010 V Precision V Precision V E - 1 E - 1	Ziew       Compile       Simulate       Add       Verification Tracker         Image: Simulate       Add       Image: Simulate       Image: Simulate	T <u>o</u> ols Layo <u>u</u> t E	Bookmarks <u>W</u> in Layout ₩	ndow <u>H</u> elp gmt	Columnation	mnLayout Tes	tplan	Link Statu
2 🕀 🔆 SPI Formal Fault Verification stuck_at_1 Testplan 100% 100% 100% 100% 100%	ile Edit y Precision [ Precision ] La file 1 La fi	✓       ✓	T <u>o</u> ols Layo <u>u</u> t E	Bookmarks <u>W</u> in Layout ₩	ndow <u>H</u> elp gmt	Colunt Co	mnLayout Tes	Weight	
	ile Edit y Precision [ Precision [ La fill + 1 La fi	✓       ✓	T <u>o</u> ols Layo <u>u</u> t E	Bookmarks Win Layout M See 22 M See 2 See 2 See 2 See 2 See 2 See 2 See 2 See 2 See 2 See 2 See 2 See 2 See	idow Help gmt	Columnation (Columnation) (Col	mnLayout Tes	Weight	Clean
	Eile Edit V Frecision Precision E 1 - 2 - 1 E 1 - 1 E 1 - 1 E 2 - 1	✓       ✓	T <u>o</u> ols Layo <u>u</u> t E	Bookmarks Win Layout M See 22 M See 2 See 2 See 3 See	idow Help gmt	Columnation (Columnation) (Col	mnLayout Tes	Weight	Clean Clean
	ile Edit V Precision [ Precision [ L ⊥ ⊥ ∓ Verification Sec# 0 1 2	✓       ✓	T <u>o</u> ols Layo <u>u</u> t E	Bookmarks <u>W</u> in Layout	ndow <u>H</u> elp gmt	Columnation (Columnation) (Col	mnLayout Tes	Weight	Clean Clean Clean

© Mentor Graphics Corp. Company Confidential **www.mentor.com** 



#### **Summary**

- Functional safety critical components are often small enough to be analyzed using formal techniques
- Formal fault injection is exhaustive regarding legal design input pattern AND failure time points
- Questa Formal Fault Injection can enable you to reach your safety verification targets





www.mentor.com