

# **Breker TrekSoC** RISC-V TrekApp Test Generation

John Sotiropoulos BrekerSystems.com





#### Introduction to Breker Technology

- Introduction to Breker's "Core-Integrity" Tier TrekApp
- Review of Breker's "System-Integrity" Tier TrekApp
- Summary

# **RISC-V Verification**

• Processors are hard to verify

• Consider the verification investment at Arm and Intel, for example

- Automation is the answer
  - Number of diversified test generators, etc.
- RISC-V special requirements
  - Custom instruction verification
  - Compliance assurance
  - Broad range of architectures

#### • Different processor levels have different needs

- Embedded cores
- Processor clusters
- Application processors
- Processor integrity testing yields results for processor developers & integrators
  - Load-store, interrupt processing, performance/power profiling, etc.





#### **The SoC Verification Gap**





#### **Portable Stimulus Vision**





# Test Suite Synthesis... Analogous to Logic Synthesis





# Synthesizing Test Suites Across the Verification Flow



#### **Breker Tiered Test Generation for Developers & Integrators BREKER**<sup>®</sup>

**Processor Integrator** 

Single core, multi-thread

Multicore SoC

![](_page_7_Figure_4.jpeg)

![](_page_7_Figure_5.jpeg)

![](_page_7_Figure_6.jpeg)

![](_page_7_Picture_7.jpeg)

#### **Application Processor**

![](_page_7_Picture_9.jpeg)

![](_page_7_Picture_10.jpeg)

![](_page_7_Picture_11.jpeg)

#### Tiered test generation scenarios for developers and integrators

© Breker Verification Systems, Inc. All rights reserved.

Developer

Processor

#### **AGENDA**

![](_page_8_Picture_1.jpeg)

- Introduction to Breker Technology
- Introduction to Breker's "Core-Integrity" Tier TrekApp
- Review of Breker's "System-Integrity" Tier TrekApp
- Summary

# **Core-Integrity Test Generation Against the RISC-V ISA**

![](_page_9_Picture_1.jpeg)

![](_page_9_Figure_2.jpeg)

![](_page_10_Picture_1.jpeg)

![](_page_10_Figure_2.jpeg)

![](_page_11_Picture_1.jpeg)

![](_page_11_Figure_2.jpeg)

![](_page_12_Picture_1.jpeg)

![](_page_12_Figure_2.jpeg)

Generate random interrupts, while doing Workload Tests (Assumes available software for GIC, registering interrupt handlers etc)

![](_page_13_Picture_1.jpeg)

![](_page_13_Figure_2.jpeg)

\*modes – Machine, Supervisor, User

![](_page_14_Picture_1.jpeg)

#### **Single-Core Scenarios**

![](_page_14_Figure_3.jpeg)

### **Core-Integrity: Single Core, 4 Threads**

![](_page_15_Picture_1.jpeg)

![](_page_15_Figure_2.jpeg)

#### • Tests utilizes processor's available resources/software threads

![](_page_16_Picture_1.jpeg)

![](_page_16_Figure_2.jpeg)

![](_page_17_Picture_1.jpeg)

![](_page_17_Figure_2.jpeg)

![](_page_18_Picture_0.jpeg)

#### Advanced, Abstract Debug

![](_page_18_Figure_2.jpeg)

**Quickly observe test progress and DUT reaction** 

#### **Execution Profiling**

![](_page_18_Figure_5.jpeg)

Post –run analysis of design performance/power bottlenecks

![](_page_18_Picture_9.jpeg)

#### **RISC-V TrekApp - Parameters**

![](_page_19_Picture_1.jpeg)

![](_page_19_Figure_2.jpeg)

	Single-Core Scenarios	Multi-Core Scenarios
<u>Core-Integrity</u>	Workload	Workload
	Page Table	Multi-Core Mem Order
	Interrupts	
	Modes and Regions	
	Memory Order	

#### **Multiple Memory Regions**

![](_page_20_Picture_1.jpeg)

- Configure memory regions to cover
  - Different cacheability properties
  - Different memory controllers
  - Different physical memory types

![](_page_20_Figure_6.jpeg)

### **RISC-V TrekApp Parameters**

![](_page_21_Picture_1.jpeg)

![](_page_21_Figure_2.jpeg)

- Must consider differing Byte operations for Loads and Stores
- All variants of Load/Store operations including: Acquire/Release, Exclusive, Pair Operations (16 byte), Atomics

#### **RISC-V TrekApp Parameters**

![](_page_22_Picture_1.jpeg)

#### **Randomization**

- Multiple Memory Regions
- Load/Store Sizes
  - (including Atomics)

Mem Allocation Strategy

	Single-Core Scenarios	Multi-Core Scenarios
<u>Core-Integrity</u>	Workload	Workload
	Page Table	Multi-Core Mem Order
	Interrupts	
	Modes and Regions	
	Memory Order	

#### **RISC-V TrekApp Parameters**

![](_page_23_Picture_1.jpeg)

Mult: Come Coonsula

#### **Randomization**

- Multiple Memory Regions
- Load/Store Sizes
  - (including Atomics)
- Mem Allocation Strategy

Number of:

- Harts, Threads per hart
- Load/Store sources

	Single-Core Scenarios	Wulti-Core Scenarios
<u>Core-Integrity</u>	Workload	Workload
	Page Table	Multi-Core Mem Order
	Interrupts	
	Modes and Regions	
	Memory Order	

#### **AGENDA**

![](_page_24_Picture_1.jpeg)

- Introduction to Breker Technology
- Introduction to Breker's "Core-Integrity" Tier TrekApp
- Review of Breker's "System-Integrity" Tier TrekApp
- Summary

### Modular, Configurable and Extendable TrekApps

![](_page_25_Picture_1.jpeg)

![](_page_25_Figure_2.jpeg)

### **Testing a Custom Instruction**

- RISC-V ISA custom instructions pose a particularly difficult verification challenge
- Custom instructions need to be tested with the processor tests, not as an after thought
- Breker solution allows custom instruction tests to be easily added into test graph
- Breker synthesis combines these tests with the app to ensure full custom processor testing

![](_page_26_Figure_5.jpeg)

![](_page_26_Picture_6.jpeg)

# **RISC-V TrekApp System-Integrity Tier**

<u> (</u>

![](_page_27_Picture_1.jpeg)

#### **Randomization**

- Multiple Memory Regions
- Load/Store Sizes
  - (including Atomics)
- Mem Allocation Strategy
- Number of:
  - Harts, Threads per hart
  - Load/Store sources

	Single-Core Scenarios	Multi-Core Scenarios
Core-Integrity	Workload	Workload
	Page Table	Multi-Core Mem Order
	Interrupts	
	Modes and Regions	
	Memory Order	

	Single-Core Scenarios	
System-Integrity	Cache States/Transitions	

# **Coherency Oriented Test Generation**

![](_page_28_Picture_1.jpeg)

- "One Address, Many Data"
- Start with end state, work backwards to find transition scenario

![](_page_28_Figure_4.jpeg)

# **RISC-V TrekApp System-Integrity Tier**

![](_page_29_Picture_1.jpeg)

#### **Randomization**

- Multiple Memory Regions
- Load/Store Sizes
  - (including Atomics)
- Mem Allocation Strategy
- Number of:
  - Harts, Threads per hart
  - Load/Store sources

	Single-Core Scenarios	Multi-Core Scenarios
<u>Core-Integrity</u>	Workload	Workload
	Page Table	Multi-Core Mem Order
	Interrupts	
	Modes and Regions	
	Memory Order	

![](_page_29_Picture_11.jpeg)

# **RISC-V TrekApp Coherency Tier**

![](_page_30_Picture_1.jpeg)

#### **Randomization**

- Multiple Memory Regions
- Load/Store Sizes
  - (including Atomics)
- Mem Allocation Strategy
- Number of:
  - Harts, Threads per hart
  - Load/Store sources

Single-Core Scenarios	Multi-Core Scenarios
Workload	Workload
Page Table	Multi-Core Mem Order
Interrupts	
Modes and Regions	
Memory Order	
	Single-Core Scenarios Workload Page Table Interrupts Modes and Regions Memory Order

![](_page_30_Picture_11.jpeg)

С

# **RISC-V TrekApp Coherency Tier**

![](_page_31_Picture_1.jpeg)

#### **Randomization**

- Multiple Memory Regions
- Load/Store Sizes
  - (including Atomics)
- Mem Allocation Strategy
- Number of:
  - Harts, Threads per hart
  - Load/Store sources

	Single-Core Scenarios	Multi-Core Scenarios
<u>Core-Integrity</u>	Workload	Workload
	Page Table	Multi-Core Mem Order
	Interrupts	
	Modes and Regions	
	Memory Order	

	Single-Core Scenarios	Multi-Core Scenarios
	Cache States/Transitions	Cache Line Sharing
System-Integrity	Cross Cache line Boundary	
System-integrity	Evictions	

#### **RISC-V TrekApp Verification Metrics**

![](_page_32_Picture_1.jpeg)

#### • Cache Line Sharing Cases

- Need to consider all possible cache line sharing cases across caches
  - How many caches are sharing the cache line
  - $\circ$  Which caches are involved
  - Is the shared line clean or modified

![](_page_32_Figure_7.jpeg)

Fig. 2. (a) State space of SI protocol with 3 cores. Each global state is presented with 3 letters, e.g., IIS means core 2, core 1, and core 0 are in states 1, 1, and S, respectively. (b) Viewed as a composition of 3 isomorphic trees.

![](_page_32_Picture_9.jpeg)

Fig. 3. State space of MSI protocol with 3 cores. For the clarity of presentation, the transitions to global modified states (IIM, IMI, MII) are omitted, if the transition in the opposite direction does not exist.

source: Qin et al., http://www.cise.ufl.edu/tr/DOC/REP-2012-537.pdf

# **RISC-V TrekApp Coherency Tier**

![](_page_33_Picture_1.jpeg)

#### **Randomization**

- Multiple Memory Regions
- Load/Store Sizes
  - (including Atomics)
- Mem Allocation Strategy
- Number of:
  - Harts, Threads per hart
  - Load/Store sources

	Single-Core Scenarios	Multi-Core Scenarios
<u>Core-Integrity</u>	Workload	Workload
	Page Table	Multi-Core Mem Order
	Interrupts	
	Modes and Regions	
	Memory Order	

![](_page_33_Figure_11.jpeg)

#### Efficacy of System-Integrity Testing using the RISC-V TrekApp

![](_page_34_Figure_1.jpeg)

BREKER

#### **AGENDA**

![](_page_35_Picture_1.jpeg)

- Introduction to Breker Technology
- Introduction to Breker's "Core-Integrity" Tier TrekApp
- Review of Breker's "System-Integrity" Tier TrekApp

• Summary

#### Summary - Next Steps

![](_page_36_Picture_1.jpeg)

- Breker has been part of the verification ecosystem of processors and SoCs based on x86 and ARM architectures
- Breker is also becoming part of the verification ecosystem of processors and SoCs based on RISC-V architectures

• We already working with multiple RISC-V developers and users/integrators

• We also believe that RISC-V has room to grow

 We have been there throughout the evolution of x86 and ARM systems, so we know what challenges lay ahead as RISC-V grows and succeeds

![](_page_37_Picture_0.jpeg)

# **Thank You For Listening**

For more information:

- Go to brekerSystems.com
- Email: info@brekersystems.com
- My email johns@brekersystems.com

![](_page_37_Picture_6.jpeg)