

# OpenHW Group Proven Processor IP CORE-V-VERIF:

### An Industrial-Grade Verification Platform for RISC-V Cores

Mike Thompson

mike@openhwgroup.org

© OpenHW Group

DV Club Europe 2022-11-29





- DpenHW Group is a not-for-profit, global organization driven by its members and individual contributors where HW and SW designers collaborate in the development of open-source cores, related IP, tools and SW such as the CORE-V Family of open-source RISC-V cores.
  - International footprint with developers in North America, Europe and Asia.
  - Providing an infrastructure for hosting high quality open-source HW developments in line with industry best practices.
  - Strong support from industry, academia and individual contributors worldwide.





### Industry Ecosystem 90+ Members & Partners



Member companies provide human, compute MemberCo 2 and tool resources.

GitHub

Open source code base administered on GitHub.





MemberCo 1

# Technology Readiness Levels



TRL-0	Idea Unproven product/technology idea
TRL-1	Basic research Basic principles observed
TRL-2	Concept formulation Potential application found and validated. Basic principles have been studied and practical applications identified
TRL-3	Proof-of-Concept A crude POC prototype is crafted, demonstrating the core technology (principle) feasibility
TRL-4	Component and/or Breadboard Lab prototype Start of engineering R&D: multiple component and subsystems are tested in lab environment.
TRL-5	Subsystems designed and tested in a real life Validation of the subsystems and engineering units with rigorous testing in relevan (real life) environment
TRL-6	Functional prototype system (alpha prototype Ingration of the previously designed sub-systems into a functional ALPHA prototype with first tests
TRL-7	"Field" demonstration prototype system Working model or prototype (still ALPHA) demonstrated in relevant environment
	·



OpenHW IP Adopters



NOLODO TRL-8 TRL-9

R&D

DEVELOPMENT

Commercial application. Successful mission Mass-production. Product/technology is available to all customers

BETA prototype (commercial ready system) A "flight gualified design" embracing DFM approach. Batch

production launched and product is being implemented for the

intended purpose



# Verification Task Group Mandate



#### • From the <u>CORE-V Verification Strategy</u>:

 The OpenHW Group will, together with its Member Companies, execute a complete, industrial grade pre-silicon verification of the first generation of CORE-V IP, the CV32E4 and CVA6 cores. Experience has shown that "complete" verification requires the application of both dynamic (simulation, FPGA prototyping, emulation) and static (formal) verification techniques. All of these techniques will be applied to both CV32E4 and CVA6.

#### Some big statements made here:

- Complete, industrial grade pre-silicon verification.
- Simulation, Formal and FPGA prototyping.



$\leftrightarrow$ $\rightarrow$ C $rac{1}{2}$	■ https://core-v-docs-verif-strat.readthedocs.io/en/latest/			
CORE-V Verification Strategy	Docs » OpenHW Group CORE-V Verification Strategy O Edit	on GitHub		
	OpenHW Group CORE-V Verification Strategy			
Search docs	Editor: Michael Thompson mike@openhwgroup.org			
CONTENTS:	Contents:			
Introduction	Introduction			
Verification Planning and Requirements				
PULP-Platform Simulation Verification	◊ CORE-V Projects			
CORE-V Verification Environment	<ul> <li>Definition of Terms</li> </ul>			
CV32E40P Simulation Testbench and Environment	<ul> <li>Conventions Used in this Document</li> <li>CORE-V Genealogy</li> </ul>			
CV6A Simulation Testbench and Environment	<ul> <li>A Note About EDA Tools</li> <li>Verification Planning and Requirements</li> </ul>			
Simulation Tests in the UVM Environments	Base Instruction Set     Privileged Spec			
Test Program Environment (BSP)	XPULP Instruction Extensions			
CORE-V Formal Verification	<ul> <li>Interrupts</li> </ul>			
CORE-V FPGA Prototyping	Debug     RVI-Compliant Interface			

## Open Source Implementations ...but not necessarily open source tools



- In order to achieve "complete, industrial grade verification", industrial quality tools are used.
- CORE-V-VERIF UVM Verification verification environment runs on all of the major commercial SystemVerilog simulators



**Emetrics** Synopsys®



# Verification Planning





- All CORE-V-VERIF DV Plans are open-source artifacts:
  - ...both formal and simulation



Cover specific case of XORI rd, rs1, -1 (bitwise NOT)

© OpenHW Group

DV Club Europe 2022-11-29



- CORE Testbench capabilities:
  - Demonstration platform
  - RISC-V Compliance



# CORE-V-VERIF UVM Environment



- UVM Environment capabilities:
  - All core testbench capabilities, plus
  - $\circ~$  100% code and functional coverage.



© OpenHW Group

CORE-V

### Is this approach to verification necessary?

- It depends on your goals: •
  - For TRL-3 maybe the CORE TB is sufficient. 0
  - For TRL-5 the bar is higher.
- Released versions of OpenHW IP: •
  - Open source, easy to access User Manual on ReadTheDocs.
  - Well structured RTL implementations.
  - Complete verification environment capable of achieving 100% coverage.

#### OPENHW Search docs Introduction Getting Started with CV32E40P Core Integration Pipeline Details Instruction Fetch Load-Store-Unit (LSU) Register File Auxiliary Processing Unit (APU) Floating Point Unit (FPU) Sleep Unit PULP Hardware Loop Extensions Control and Status Registers Performance Counters Exceptions and Interrupts Debug & Trigger Tracer PULP Instruction Set Extensions Glossary TAKE THE QUIZ! Beat Triplebyte's online coding guiz. Get offers from top companies. Skip resumes & recruiters

Read the Docs

Docs » OpenHW Group CV32E40P User Manual

#### **OpenHW Group CV32E40P User Manual**

Editor: Davide Schiavone davide@openhwgroup.org

#### Contents:

- Introduction
- License
- Standards Compliance
- ASIC Synthesis
- FPGA Synthesis
- Verification Contents
- History
- References
- Contributors
- Getting Started with CV32E40P Register File Clock Gating Cell
- Core Integration Instantiation Template Parameters Interfaces
- Pipeline Details Multi- and Single-Cycle Instructions Hazards
- Instruction Fetch Misaligned Accesses Protocol
- Load-Store-Unit (LSU) Misaligned Accesses
- Protocol
- Post-Incrementing Load and Store Instructions
- Register File
  - Flip-Flop-Based Register File
  - Latch-based Register File
  - FPU Register File
- Auxiliary Processing Unit (APU) Auxiliary Processing Unit Interface
- Protocol
- Connection with the FPU
- APU Tracer

# Why not just run Compliance?

- The RISC-V ISA Compliance Test-Suite is 'necessary but insufficient' for complete verification.
- In order to cover all Features in the DV plans, a much more comprehensive verification effort is required:
  - Goals defined by DVplans. 0
  - Progress measured by coverage. 0
- None of the 47 bugs we found were triggered by compliance testing.







# An Example: CV32E40P Verification Results



- The CV32E40P core started its life as the RI5CY core:
   Known to be high-quality open source implementation.
  - Implemented in silicon multiple times.
- 47 RTL bugs were found.





**Types of Bugs Found** 





- □penHW Group is a not-for-profit, member driven organization collaboratively developing of the □DRE-V Family of open-source RISC-V cores.
- We apply Industrial practises to achieve industrial quality results.

• Find us on GitHub!



OpenHW Group         At 163 followers       Image: Ottawa, Ontario, Canada         Image: Overview       Image: Repositories       46         Image: Projects       3       Image: Projects       3         Image: Projects       3				
Popular repositories          cva6       Public         The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux         SystemVerilog       \$ 1.6k       \$ 457	cv32e40p     Public       CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform       SystemVerilog     \$\$\$ 652       \$\$\$ 288	<ul> <li>View as: Public -</li> <li>You are viewing the README and repositories as a public user.</li> <li>You can create a README file or pin repositories visible to anyone.</li> <li>Get started with tasks that most successful organizations complete.</li> </ul>		
core-v-verif     Public       Functional verification project for the CORE-V family of RISC-V cores.       Assembly	cvfpu     Public       Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.       SystemVerilog $\stackrel{\bullet}{\sim}$ 228 $\stackrel{\bullet}{\sim}$ 77	People		
force-riscv       Public         Instruction Set Generator initially contributed by Futurewei       ● C++         C++       ☆ 141       ♀ 36	programs     Public       Documentation for the OpenHW Group's set of CORE-V RISC-V cores       Makefile     134     9 69	View all		



# Thank You!



© OpenHW Group

DV Club Europe 2022-11-29