VLSI Chip Design and Engineering Services
Rich experience, innovative mindset – driving Chip solutions
Complementing Tessolve’s post-silicon Test engineering solutions, VLSI design capabilities were added to our service portfolio in 2012. This is to support the increasing demand for VLSI chip design solutions for state-of-the-art VLSI electronic products. We offer robust and innovative VLSI engineering solutions, with effective and technical skill sets and flexible engagement models. The team was built with expertise and capability in multiple domains and technologies. Today, we are poised to be the leading solutions provider for Chip Designs across verticals – Automotive, Server, Graphics, and mobile platforms, to name a few. Our design team works cohesively with Embedded, Test, PCB, and Validation teams to provide relevant, rewarding, and complete solutions. We provide comprehensive solutions including Design, Verification, Characterization, Qualification, Fabrication, Development, and Supply Services to the semiconductor industry.
We serve a wide range of companies such as manufacturing and big technology companies and systems engineering. We provide exceptional customer service and professional design services for VLSI system design. We keep customer satisfaction in mind at every step of the designing process. We support from developing concepts to creating prototypes to finished goods to the satisfaction of the customers.
VLSI Design /Technology Services Overview
- VLSI Chip Design Solutions from “Specifications to GDSII signoff” for Analog, Digital, and Mixed Signal chips across process nodes from 350nm down to advanced 3nm nodes.
- Digital Design Turnkey Capabilities – Architecture, RTL Design, Verification, DFT, Synthesis & STA, Physical design till GDSII signoff.
- Analog/AMS Design Turnkey Capabilities – Architecture, Circuit Design, Analog Modelling, Layout Design, AMS Verification.
- Robust Technical Program Management and Quality Processes to ensure first pass Silicon.
- In-house EDA tool licenses and management of Cloud compute infrastructure for turnkey program execution.
Our IC Capability Circuitry
DFT to Analog, we chip into all with dedication
Analog & Mixed Signal
RTL Design
Design Verification (DV)
Design for Test (DFT)
Physical Design
FPGA Emulation & Validation
Analog & Mixed Signal (AMS) Desig
The Analog and Mixed-signal design team at Tessolve specializes in High-quality design for different applications with process nodes varying from 350 nm to most advanced 3nm designs. The IPs were developed for various industry verticals like Automotive, Communication, Consumer, Medical, IoT, etc. The competent team has rich experience in delivering more than 70+ silicon-proven Analog chips during the last few years with full ownership of the delivery from Spec to GDSII signoff, supported with silicon validation to global semiconductor companies.
- Complete Analog Design life cycle from specs to post-silicon validation
- Expertise in developing Full IP & Block level
- Expertise in CMOS/FinFET process nodes: 3nm, 5nm, 7nm, 10nm, 14nm, 22nm, 45nm, 65nm, 90nm, 130nm, 180nm & 350nm
RTL Design
Tessolve offers RTL design services from product specifications for both IP and SOC Development. Offerings include:
Highlights:
- Standard and Complex IP Block Design and Development
- SoC and Sub-system Integration, Clock and Reset design, Clock gating, Low-power design, UPF definition
- RTL Quality Checks: Lint, CDC, Automated property checks, Low-power checks
- Protocol Experience: HSIO Protocols (PCIe, USB, MIPI), AMBA protocols (AXI/AHB/APB), Memory interfaces (DDRx/LPDDRx), Low-speed
peripheral interfaces (I2C, SPI, UART, MDIO, I2S)
Design Verification
Silicon success thanks to design prowess
Verification is one of the most significant tasks in silicon development and has the most significant impact on the critical business drivers of quality, schedule, and cost. With its large pool of verification resources and investments in tools and verification methodologies, the customer is in safe hands to get all its validation needs to be addressed with Tessolve.
DV – The Highlights:
- Flexible resources proficient in verification methodologies and tools.
- Tools for verification productivity
- Consultancy programs and continuous improvements through Benchmarking.
- Training on verification strategy and the latest verification methodologies.
Key expertise areas
- IP and SOC-level Verification using C/C++, SV-UVM methodologies
- CPU (ARM, RISC-V, Tensilica) processed based on Verification
- Robust Verification planning to achieve Functional and Code Coverage goals
- Power-aware verification
- Gate-level simulations and regression management
- Tools for verification productivity – Formal Verification, PSS
Design For Test And Debug
Engineering chip anatomy with testability and debugging
Our team of Design for Testability experts can help with the chip DFT architecture and implementation to increase IC test coverage, yields, and quality. Coupled with our large ATE test team and infrastructure, we are uniquely placed to build a coherent strategy and implement DFT that improves the testability of the IC in the post-silicon phase for first-pass silicon. Tessolve’s DFT service offerings include the following
DFT & DFD – The Highlights:
Design for Testing (DFT) and Debugging (DFD) are crucial steps involved in the micro-architectural stage of a design. Our team comprehends the structure of a chip enabling them to finish the complete architecture of DFT and DFD.
Complex design samples we handled including, but not limited to
- DFT architecture and scan methodology
- RTL-level DFT quality checks
- Scan insertion, ATPG pattern generation, and Verification
- Memory BIST and Boundary Scan
- Fault Coverage Analysis, Debug, and Improvement
- Post-silicon debug support
Implementing DFT for a network SoC
The customers serve across the spectrum of electronics applications with innovative semiconductor so..
End-to-end DFT for a consumer SoC
This project involved DFT implementation and execution of a complex Consumer SoC. Tessolve’ expertis..
Download Brochure
Physical Design
Physical design is a process in the VLSI system in which the structural netlist is transferred from the front-end design to the back-end design team for transforming into a physical layout database that contains geometrical design information for every physical layer and is used for interconnections. Tessolve’s physical implementation services include:
Motivated team, better design capability
Rich and extensive Physical Design (PD) experience has enabled the team to work on multiple successful tape-outs. Expertise with all Industry standard EDA tools, Design Flow and well trained to handle low power, high performance area critical designs.
PD – The Highlights:
- Physical design for multiple foundries and advanced Process nodes down to 5nm
- Constraints planning, Synthesis, and Static Timing Analysis
- Digital and Mixed-signal Full-chip integration
- ARM and RISC-V processor-based designs and GPU designs
- Low-power designs
- Block-level and Full-chip level implementations targeted to consumer, mobile, industrial, gaming and data center applications
- Tape-out signoff checks for GDS release to the foundry
Key expertise areas:
- Languages and Methodologies: C/C++/SystemVerilog/Verilog/SystemC/UVM
- Protocol Knowledge: High-speed, ARM-based, Memory, Storage, Serial IO, MIPI
- Processor Expertise: ARM, MIPS, x86, Power
- Low Power Verification – UPF Power-aware RTL and Gate Simulation
- Formal/Static Property based Verification
- Emulation Platforms – Zebu, Palladium, Veloce
FPGA Emulation and Post SI Validation
Experience in Emulation and Prototyping of complicated IC designs for quick system debug and software bring-up. Post silicon validation is an important part of Integrated Circuits.
Prototyping across multi platforms – we make it possible
The team has extensive experience in successfully executing FPGA programs for customers across Networking, Automotive, Industrial, and Consumer Electronics domains. The team has delivered 80 + FPGA products with multiple specs involving the bit-file generation and validation programs. Expertise areas include high-Speed Interconnects, Bus Interfaces, Network Protocols, SoC Interfaces, Audio/Video Applications, and Controllers.
We offer full-service spectrum covering FPGA Design, FPGA Prototyping and Emulation Flows. Pre-Silicon Validation, SW development across different platforms.
FPGA Emulation – The Highlights:
Complex design samples we handled including, but not limited to
- xperience with the Xilinx & Intel FPGA device family
- FPGA-based emulation, FPGA partitioning, ASIC to FPGA & FPGA to ASIC conversion
- Custom board development and FPGA validation
